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ABSTRACT 
The desire to use railguns in defense applications has elevated the level of 
concentration in all areas of the railgun system.  Necessary in any railgun is a large 
amount of electric power to deliver the required force to the projectile.  One popular 
source of power is high voltage capacitor banks.  The NPS Railgun Lab employs a fully 
functioning railgun with capacitor banks as power supplies.  A reliable and safe charging 
supply for these capacitor banks is desirable and investigated in this paper.  Construction 
and testing of a power supply charger is compared to simulation results.  The power 
supply charger consists of a Voltage Source Inverter (VSI) connected to a high voltage 
boost transformer; the output of the transformer is connected to a voltage doubler 
rectifier; the output of the rectifier charges the high voltage capacitor to 9 kV in two 
minutes.  The power supply controller is an FPGA (Field Programmable Gate Array) 
with embedded control to ensure the safe operation of the power supply.   
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The desire to use railguns in defense applications has elevated the level of 
concentration in all areas of the railgun system.  The Naval Postgraduate School 
participates in research contributing to railgun defense applications.  The Railgun 
laboratory at NPS maintains a firing railgun.  This pulsed power weapon requires a large 
amount of energy to fire that is not readily available from typical AC or DC power 
sources.  As a result, it becomes necessary to develop a means of delivering the required 
power in an effective manner.  The power supplies for the rail gun are high voltage 
(~10kV) capacitors that are charged and subsequently discharged to deliver the necessary 
power to the railgun.  Railgun power supplies are important to railgun use in defense 
applications.  This research contributes to the ongoing investigation in usable railgun 
power supplies.   
The first objective of this research was to develop a charger that charges the high 
voltage capacitors to a desired voltage.  Additional objectives of this research were to 
determine the electrical and thermal stress on components selected for the charging 
supply and design a controller to ensure that peak current and voltage stresses are not 
exceeded.   
The existing method of charging the capacitors in the railgun power supply 
involves an open-loop method of controlling the voltage on the capacitors.  A 208 V AC 
source is manually controlled by a variac, boosted by a transformer, and then rectified by 
a diode bridge rectifier.  The DC voltage at the output of the rectifier charges the 
capacitors in the power supply.  The new solid state power supply charger achieves 
closed loop control of the voltage and current to the capacitors.  By regulating the voltage 
on a capacitor, the charging rate is faster. 
 xvi
 
Figure 1.   Simplified Circuit of charger (ellipses represent 6 additional diode/resistor 
pairs in series). 
Figure 1 shows a simplified circuit diagram of the capacitor charger.  This design 
contains three main components; a doubler rectifier and voltage source inverter (VSI), a 
transformer, and a high voltage doubler rectifier.  The 208 V AC source is rectified and 
then inverted using an IGBT H-bridge to a controlled AC waveform.  A transformer 
boosts the voltage and bucks the current.  A high voltage doubler rectifier rectifies the 
high voltage waveform.  The output of the high voltage doubler rectifier charges the high 
voltage capacitor.   
The charger design was simulated to determine the behavior of the capacitor 
charger prior to selecting parts and construction.  After parts selection and construction 
was completed, charger control was developed to meet the required objective of 
regulating capacitor charging.  The charging of the capacitor is regulated by controlling 
the switching of IGBTs in the VSI.  This control is performed by a field programmable 
gate array (FPGA), using two control loops: an inner current control loop and an outer 
voltage control.   
Fault protection logic is incorporated to ensure safe functionality of the device.  A 
voltage protection is included to prevent the charger from exceeding voltage thresholds.  
A current limiter is used to prevent damage to the secondary diode rectifier.  A time 
 xvii
limiter is included to prevent the system from being on for longer than a desired time.  
Each of these protections shuts the converter off if a voltage, current, or time threshold is 
exceeded. 
The completed charger was tested to a voltage of 8850 V.  Each fault protection 
shut the charger off when a current, voltage, or time threshold was exceeded.  The 
charger developed for charging the high voltage capacitors achieves the objective of 
charging the capacitor to a target voltage at an acceptable rate.  Additionally, the fault 
protection logic protects the charger from current, voltage, and temperature failures with 
the current, voltage and time protections.  Accurate simulation of the charger aided in the 
design, construction and control of the charger.  Comparison of simulation and hardware 
waveforms is shown below.     
 
Figure 2.   Capacitor Charging Comparison 
Figure 2 compares charging capacitor voltage waveforms in simulation and the 
performance of hardware.  Figures 3 and 4 compare hardware and simulation waveforms 
for the primary and secondary current of the charger respectively.  These figures 
demonstrate the usefulness in using simulation in the design and construction of this high 
voltage capacitor charger.   
 xviii
 
Figure 3.   Primary Current Comparison at Startup  
 
Figure 4.   Secondary Current Comparison at Startup  
 xix
Future research is important in the advancement of railgun technology.  The 
development of effective power supplies for use in railgun defense applications is vital 
for future implementation.   
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I. INTRODUCTION  
A. PURPOSE 
The Railgun Laboratory at the Naval Postgraduate School maintains a fully 
functioning railgun.  This pulsed power weapon requires a large amount of energy that is 
not readily available from typical AC or DC power sources.  Instead the energy comes 
from a pulse forming network (PFN) of high voltage (~10 kV) capacitors that are charged 
and subsequently discharged to deliver the necessary power to the railgun.   
The existing method of charging the capacitors in the power supply involves an 
open-loop method of controlling the voltage on the capacitors.  A 208V AC source is 
manually controlled by a variac, boosted by a transformer, and then rectified by a diode 
bridge rectifier.  The DC voltage at the output of the rectifier charges the capacitors in the 
power supply.  This method is effective and simple but is limited in two primary areas.  
First, a human component is needed to control the voltage across the capacitors, which is 
somewhat dangerous in the case of a misfire of the capacitors, as the individual observing 
the charging of the power supplies is close to the supplies.  Second, with open loop 
control, the desired set point voltage is not controlled and can cause errors in energy input 
to the railgun.   
The new power supply achieves closed loop control of the voltage and current to 
the capacitors.  By regulating the voltage on a capacitor, the charging rate is faster.  At 
the same time this controller reduces the voltage droop of the capacitors after reaching 
desired voltage.  With automated charging of the capacitor, the human control component 
needed in the open-loop method is removed and the charging of the capacitors becomes 
safer for the technicians.  Additionally, the automation provides safety features such as 
limitations on the current to the capacitors and prevents over charging the capacitors.  
This thesis describes the design, construction and employment of a power converter to 
charge a capacitor.   
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B. RAILGUN OVERVIEW 
The mission of the Electromagnetic Railgun (EMRG) Innovative Naval Program 
is “to develop the science and technology necessary to design, test, and install 
a[n]…EMRG aboard United States Navy Ships in the 2020-2025 timeframe [1].”  As of 
March 2008, the Office of Naval Research (ONR) is testing a functioning 32–mega joule 
railgun at the Electromagnetic Launch Facility (EMLF) at the Naval Surface Warfare 
Center (NSWC) in Dahlgren, VA.   
Railguns have long been considered as potentially significant military weapons 
because they accelerate projectiles to high speeds (~2.5 km/s) [2].  These weapons have 
applications in the U.S. Navy to provide long range Naval surface fire support and in the 
U.S. Army in armor penetration.  An added benefit is the elimination of chemical 
propellants as a firing mechanism. 
The power requirements of firing such a weapon are massive.  The gun itself is 
driven by supplying a large amount of current to two rails (hence railgun) and using the 
resultant magnetic field to propel a projectile.  In the NPS Railgun Laboratory and the 
EMLF this current is supplied by the using a PFN created by discharging high voltage 
capacitors.  The primary focus of this thesis is the development of power electronics to 
safely and efficiently control the charging of the NPS high voltage capacitors.   
C. APPROACH 
A safe and effective method of charging the high voltage capacitors is needed.  A 
topology of a boost converter is used in order to boost the voltage.  Simulation of this 
topology determines transient and steady state behavior of the charger.  The construction 
of the charger is based on the design simulated.  Charger control uses a Xilinx FPGA 
(Field Programmable Gate Array) to control an H-bridge of IGBTs (Insulated Gate 
Bipolar Transistors).  The Xilinx blockset operating in the Simulink environment 
develops the control algorithms for the charger. The waveforms generated by the charger 
were compared to the simulation waveforms to validate the design process.   
 3
The thesis is organized as follows.  Chapter II contains a background of design 
issues.  Chapter III contains an overview of the charger topology and describes the main 
components of the charger.  Chapter IV discusses the charger hardware and Chapter V 
addresses the control organization.  Chapter VI shows the waveforms during charger 
operation and compares important simulation waveforms to the performance of the 
hardware, and Chapter VII describes the conclusions and possibilities for further 
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II.  BACKGROUND 
A.  CAPACITOR CHARGING 
The capacitors used to fire the railgun are General Atomics Series C High Voltage 
Energy Storage Capacitors, are rated at 11 kV and have a capacitance of 830 µ F with 50 
kJ stored energy.  This energy is then rapidly discharged (on the order of milliseconds) to 
fire the railgun.   
The existing method of charging the capacitors in the NPS Railgun Laboratory 
includes boosting 208 Vrms AC with a voltage boosting transformer and then rectifying 
the boosted voltage.  The circuit diagram for this method of charging these capacitors is 
shown in Figure 5.   
 
Figure 5.   Circuit Diagram of Existing Capacitor Charger. 
The AC wall source supplies 208 Vrms to a step-up transformer that boosts the 
voltage to approximately 9 kV.  A full bridge rectifier then rectifies the AC waveform.  
The parallel-series set up of the 0.5 µF capacitor and 5 kΩ resistor simultaneously 
provide a filtering effect and limit the current to the charging capacitor (the 830 µF load).  
This method of charging the capacitor is open loop control, where a lab technician 
observes the voltage on the power supply and adjusts the input voltage according to the 
error.  This technique of charging the capacitor works but has limited controllability and 
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involves a human component.  In addition, there is little control to the charging of the 
capacitors other than current limiting resistors.   
Different methods of charging high voltage capacitors exist.  Solid-state switching 
is a common means of supplying the desired energy to capacitors.  A voltage boosting 
transformer can be used to boost the output of a Voltage Source Inverter (VSI) and the 
output of the transformer can be rectified [3],[4],[5].  With solid state devices the 
charging of the capacitor can be controlled digitally and control input changes can be 
made quickly and accurately.   
B. HIGH VOLTAGE CONCERNS 
The National Electric Code (NEC) in the United States defines high voltage as 
any voltage over 600 V [6].  According to this definition the voltages (1 – 10 kV) at 
which these capacitors are charged exceeds the NEC benchmark.  Concerns at these 
voltages include the need to contain such potentials within safe parameters.  When 
building equipment designed to sustain high voltages two parameters must be taken into 
consideration: creepage and clearance.  “Creepage distance is the shortest distance 
between energized parts…along the surface of an insulating material.  Clearance is 
defined as “the shortest point to point distance in air between uninsulated energized parts 
[7].”  Creepage and clearance become critical factors because their oversight can lead to 
equipment failure.   
To eliminate high voltage issues, proper care is taken in the construction of the 
elements of the power charger which sustain such voltages.  The distance between 
charger components that would be exposed to these voltages is kept at distances of at 
least two inches.  Any connection to ground near the high voltage components is covered 
with high voltage protective tape.  The metal casing of the charger is bonded to ground.  
The transformer, which sustains voltages that exceed the NEC benchmark, is wrapped in 
protective high voltage tape, and care was taken to ensure the tape’s continuity.  Further 
discussion of transformer design and construction will be discussed later.   
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C. CHARGER CONTROL – THE FPGA 
An effective and readily available means of controlling the solid state switches is 
a Xilinx Field Programmable Gate Array (FPGA).  FPGAs are semiconductor devices 
that contain programmable logic elements (such as AND and OR gates, or more complex 
logic) that can be programmed to perform certain functions.  In this case, the function is 
used to control the switching of the solid state IGBTs in the VSI.  In addition to 
controlling the VSI, the firing of the capacitor is controlled through logic programmed 
into the same FPGA.   
A Xilinx Virtex-II XC2V1000 is the FPGA used for this application.  The FPGA 
is programmed by using the Xilinx Blockset in the Simulink environment.  This software 
provides a user-friendly means of programming the FPGA in an effective and repeatable 
manner without having to know VHDL (VHSIC (Very-High-Speed Integrated Circuits) 
Hardware Description Language).  By creating the software with the Xilinx Blockset in 
Simulink, the user can then generate VHDL code using the Xilinx System Generator, a 
block in the Xilinx Blockset.  After VHDL generation, the user compiles the VHDL code 
using Xilinx ISE (Integrated Software Environment).  After the code is compiled it is 
then ready to be loaded on the FPGA.  This high-level design provides a means for the 
engineer to design a wide variety of tools for use in a wide array of applications.  Though 
it is not necessary to know VHDL, it is quite beneficial for the user to be comfortable 
with discrete processing techniques, fixed point math, and combinatorial logic in digital 
control applications.   
A control board is integrated to the FPGA board.  This board enables the pins of 
the FPGA to be easily accessed through BNC (Bayonette Neil-Concelman) connectors.  
There is also a 4-channel, 12-bit A/D converter to provide measurement capabilities to 
the FPGA.  Because the FPGA may not supply adequate voltage to the device being 
driven (such as gate drivers or logic circuits), level shifters are also included. 
Integrated together this package provides control solutions for a wide variety of 
applications.  In addition to the fact that these tools were readily available, this FPGA is 
particularly suited to this application for a number of reasons.  First, the FPGA and 
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control board integrates easily with the VSI: the only connections to be made were the 
BNC cables.  Measurements are easily taken with an A/D converter.  Turning the charger 
on/off and firing the capacitors is simplified through a fire and control system that was 
programmed into the FPGA, which will be discussed later in this thesis.   
Perhaps the greatest benefit to using this FPGA configuration is through the use 
of Chipscope, an integrated signal analyzer accessible through software on a PC.  
Chipscope is able to program, interact with, and retrieve data from the FPGA, making it 










III. CHARGER TOPOLOGY 
A. TOPOLOGY OVERVIEW 
The topology of the capacitor charger is discussed in the following section.  
Figure 6 shows a simplified circuit diagram of the charger.   
 
Figure 6.   Simplified Circuit of charger (ellipses represent six additional 
diode/resistor pairs in series). 
The AC Power source in the left of the figure signifies the 208 Vrms source, which 
is rectified and doubled in the first doubler rectifier and becomes the DC bus voltage 
(labeled Vdc) as shown.  The set of four switches signify the VSI, H-bridge which goes to 
the boosting transformer.  The secondary set of windings of the transformer is wired to 
the high voltage doubler rectifier.  The output of the rectifier is connected to the positive 
and negative terminals of the high voltage capacitor.  The VSI, the transformer, and the 
rectifier will be discussed in detail.   
1. Doubler Rectifier and Voltage Source Inverter (VSI) 
The doubler rectifier works as follows.  Each capacitor is charged to 
approximately the peak of the AC input voltage.  The top capacitor in the DC bus is 
charged through the top diode during the positive cycle; the bottom capacitor is charged 
through the bottom diode during the negative half cycle.  The resulting DC bus voltage is 
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the sum of the peak AC input voltage [8].  With a 208 Vrms source (295 V peak), the 
doubler rectifier has an output of 595 V DC.  The DC voltage is then inverted to a 
controlled waveform in the VSI.  The VSI consists of an H-bridge of IGBTs which create 
a single phase AC waveform.  The switching of these IGBTs is controlled by the FPGA 
which reads in high voltage capacitor voltage and the primary current and makes control 
decisions, varying the IGBT duty cycle depending on the charging of the capacitors.   
2. Transformer 
The output of the VSI goes to the boosting transformer.  This transformer consists 
of primary and secondary windings with the direction of the positive current shown 
above.  An external leakage inductance (labeled Lext in Figure 6) is added to limit the 
di/dt of the primary current. The external leakage inductance is lumped together with the 
leakage inductance of the transformer.  A description of an idealized transformer model 
follows.   
A transformer is a magnetically coupled circuit used for the purpose of changing 
the voltage and current levels in a circuit.  As this design utilizes a two winding 
transformer, this discussion will be limited to a transformer with two windings.  The 













  (1) 
where the subscripts 1 and 2 refer to the primary and secondary windings respectively.  
The term r refers to the resistance in the coil; i refers to the current in each coil, and λ 
refers to the flux linkages related to coils 1 and 2.  These equations may be written in 
matrix form as [10] 
d
dt
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⎡ ⎤= ⎢ ⎥⎣ ⎦
 (4) 
This design utilized such a large magnetic core for the transformer such that saturation 
would not be a problem.  Neglecting saturation, the system becomes linear and the flux 
linkages may be described as follows [10] 
λ = Li   (5) 
where the inductance matrix L is broken down as follows [10] 
1 1 111 12
2 2 221 22
l m m
m l m
L L LL L
L L LL L
+⎡ ⎤⎡ ⎤= = ⎢ ⎥⎢ ⎥ +⎣ ⎦ ⎣ ⎦
L  (6) 
The leakage inductances are Ll1 and Ll2 and the magnetizing inductances of coils 1 and 2 
are Lm1 and Lm2, respectively.  The external leakage inductance is lumped with the 
leakage inductance of the primary windings.  L11 and L22 are the self inductances of coils 
1 and 2, and the mutual inductances are defined as L12 and L21 [10].  Ideally, L12 and L21 
are equal.   
Using the equation (5), the voltage equations in matrix form become 
d
dt
= + iv ri L  (7) 
With this equation it becomes possible to simulate the voltages and currents of the 
transformer, solving for the primary and secondary currents.  This method was used in 
the Simulink model subsystem “Magnetics.”  Using the current as a state variable, the 
equation becomes  
1 1( ) ( )d dt
dt
− −= − ⇒ = −∫i L v ri i L v ri  (8) 







≤  (9) 





is the turns ratio for the transformer.  Multiplying by 2 is a simple calculation to 
account for the voltage doubler at the output of the rectifier.  The DC bus voltage with the 





adjusted to achieve the desired output voltage VHV.  This yields a turns ratio of 10:1 to 
boost to a theoretical voltage of 12,000 V.  Limitations of the components of the system, 
such as the lifetime of the high voltage capacitors preclude the operator from reaching 
such voltages.   
3. High Voltage Doubler Rectifier  
The output of the transformer feeds the high voltage doubler rectifier, as seen in 
Figure 6.  This doubler rectifier works exactly the same as the doubler rectifier supplying 
the DC bus voltage, only at much higher voltages and at a different frequency.  The 
ellipses in the figure signify a diode/resistor string of 6 additional diodes in series for a 
total of 7 diode/resistor pairs on each part of the bridge. The 20 MΩ resistors are in 
parallel to protect the diode.  The 1 µF capacitor banks are actually 10, 0.1 µF capacitors 
in parallel.  These two banks act as a voltage doubler and boost the voltage to the output 
capacitor, the 830 µF capacitor.  The 10 Ω resistors divide the current evenly between 
each diode string.  The two 100 Ω resistors in series with the 830 µF capacitor dissipate 
energy upon capacitor discharge.  The high voltage capacitor has a reverse voltage after 
discharge, and these two resistors dissipate this reverse voltage energy.   
B. SIMULATION  
Matlab’s Simulink simulation environment was used to predict the behavior of the 
charger before actual construction.  Figure 7 shows the topmost level of the simulation 
for the railgun charging supply.   
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Figure 7.   Top Level of Simulation [9] (Standard Simulink symbols are used). 
This simulation includes all elements mentioned in section III.A; the VSI, the 
transformer and the high voltage doubler rectifier.  The subsystem “Switching Control” 
contains the algorithmic elements included in the FPGA to control the VSI, as well as the 
logic for the switching elements of the VSI.  The subsystem “Magnetics” includes the 
calculations for the transformer magnetics based on the inductance values measured 
experimentally.  The external leakage inductance is included as a parameter of the 
transformer.  The output of the transformer (reading “I_secondary (out of xfmr)”) is the 
secondary current.  This current is sent through the simulated rectifier (the saturation 
blocks) then through the capacitors (the gains “C-bank” and integrators).  The resultant 
voltages are summed and sent through the output resistors (gain block “resistor”), which 
becomes the current sent into the charging capacitor.  The charging capacitor is then 
simulated by the “Charging Cap” gain and the integrator.   
Figure 8 shows the subsystem “Magnetics.”  The equations describing the 
computation of the voltages and currents in this subsystem are described in section 
III.A.2.   
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Figure 8.   Inside Subsystem “Magnetics” [9] (Standard Simulink symbols are used). 
Figure 9 shows the subsystem “Switching Control.”  A 4 kHz sawtooth wave is 
generated by integrating the constant “fmod.”  This sawtooth wave is compared to a duty 
cycle generated in the subsystem “Control.”  When the duty cycle is greater than the 
sawtooth, the IGBTs are switched on.  To prevent the IGBTs from turning on more than 
once per switching period, control logic was also added.  The whole of this control logic 
is computed in the subsystems “A+ B- Switch Control” for one half of the H-bridge and 
“A- B+ Switch Control” for the other half.   
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Figure 9.   Inside Subsystem “Switching Control” [9] (Standard Simulink symbols 
are used). 
The subsystem “Control” reads in the value of the high voltage capacitor and uses 
the error between desired capacitor voltage and actual to compute a current reference 
using a PI controller.  A feed-forward term is added to this current reference to improve 
the rate of charging the high voltage capacitor.  This current reference is compared to the 
measured current and sent through an additional PI controller to compute a duty cycle.  
This duty cycle is compared to the sawtooth waveform to switch the IGBTs on.   
 16
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IV. CHARGER HARDWARE 
A. DOUBLER RECTIFIER AND VSI 
The doubler rectifier and VSI used for this application is a combined package 
SEMIKRON SEMISTACK three phase rectifier and inverter.  The SEMISTAK was 
modified slightly to enable the operation of a doubler rectifier.  Only one phase of the 
rectifier and inverter is used.  The 208 V AC source was rectified using a full wave 
rectifier in the SEMISTACK module.  A DC bus voltage is maintained constant in a 
capacitor bank acting as a voltage multiplier.  The multiplier maintains the DC bus 
voltage at approximately 595 V when the inverter is off.   
The rectifier used in the SEMISTACK is a SEMIKRON SKD 51/14 three phase 
rectifier.  The capacitor bank is made up of two 2200 µF capacitors.  A lead is connected 
between the two capacitors in series to create the voltage multiplier.  These capacitors are 
sensitive to inrush current.  To limit this inrush current applied to the capacitors during 
operation of the charger, two thermistors are placed at each lead of the AC source into the 
rectifier and capacitors.   
The IGBTs are SKM 50 GB 123D IGBTs.  These IGBTs are driven by 
SEMIKRON SKHI 22 gate drivers.  The gate drivers are controlled by the output of the 
FPGA.  As mentioned previously, only a single phase of the three phase inverter is 
utilized, creating an H-bridge configuration for the inverter.  The datasheet for the 
SEMIKRON SEMISTACK is included in the Appendix.   
B. TRANSFORMER  
According to simulation, the desired voltage boost ratio at the outset of design is 
ten to one.  This ratio changed as design proceeded and difficulties in dealing with the 
magnetics persisted.  The transformer was built in house with a Metglas AMC 630 C-
core.  Initially the transformer was wound with the primary on one side and the secondary 
on the other.  However, because of the dimensions of the core, this configuration does not 
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provide enough flux linkage to give the adequate boost in voltage.  The windings are 
instead placed with the secondary on top of the primary, which improves the flux linkage 
yielding better results.  The final turns ratio used is 158:13 yielding approximate boost 
ratio of 12 to 1.   
To limit the change in current over a period of time at the output of the inverter, a 
leakage inductance is placed in series with the output of the VSI, as shown in Figure 6.  
The core for this inductor is an Arnold MP-2205205-2 powdered core.  The datasheets 
for the Metglas AMC 630 C-core and the Arnold MP-2205205-2 are available in the 
Appendix. 
Final winding of the transformer allows measurement of the device’s parameters 
to produce accurate simulation of the hardware.  These parameters are measured with the 
transformer not installed in the charger.  With a series of open and short-circuited 
measurements the values of the matrices in equations (3) and (6) are determined.  In (3), 
the resistance r1 represents copper losses in the primary windings and r2 represents 
copper losses in the secondary.  In (6), Ll1 represents the leakage inductance of the 
primary windings.  The mutual inductance between winding one and winding two is 
represented by Lm1.  The mutual inductance between winding two and winding one is 
Lm2,.  The leakage inductance of winding two is Ll2.  It is assumed that core losses are 
lumped into the winding losses.   
Using the equations in (10) for referencing inductances and assuming that 96% of 
leakage inductance is on the primary windings [10], the inductance values of the 
transformer are determined.  The primary and secondary resistances are measured 
directly with an ohmmeter.  The inductance values are measured with an impedance 
meter with open and short-circuit configurations.  Primed variables indicate values 
referred to the opposite winding.  Measuring on the primary and an open circuit on the 
secondary yields 1 1l mL L+ .  A short circuit on the secondary measuring on the primary 
gives '1 2l lL L+ .  An open circuit on the primary and measuring on the secondary 
gives 2 2l mL L+ .  A short circuit on the primary and measurement on the secondary 
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yields ' 1 2l lL L+ .  Measurements and inductance values are shown in Table 1.  All 
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Measured Values Extrapolated Values 
1 1l mL L+  1.89 mH 1mL  1.88 mH 
'
1 2l lL L+  0.0134 mH 2mL  266 mH 
2 2l mL L+  267 mH 12L  22.89 mH 
'
1 2l lL L+  2.33 mH 21L  21.86 mH 
1r  0.05Ω  1lL  0.0067 mH 
2r  2.56Ω  2lL  1.34 mH 
Table 1.   Measured Transformer Parameters 
These are the values of the transformer model.  The turns ratio on the final 
transformer is 158 secondary to 13 primary, giving a boost ratio of 12.15.   
C. HIGH VOLTAGE DOUBLER RECTIFIER 
The diodes used in the rectifier are Vishay RGP02-20E ultrafast rectifier diodes.  
These diodes have a maximum repetitive peak reverse voltage of 2000V and have a 
maximum peak forward surge current of 20 A.  Placing these diodes in series increases 
the reverse blocking capabilities up to 14,000 V for a string of 7 diodes.  In order to 
protect the diode string from reaching avalanche breakdown, a high value resistor (20 
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MΩ) is placed in parallel with each diode.  These resistors divide the rectifier output 
voltage across each diode to prevent any one diode from reaching the avalanche 
breakdown voltage.   
The capacitors used for the voltage doubling capacitor bank are ASC 6000V DC 
0.1 µF capacitors.  This rectifier doubles the output voltage; the 20 MΩ resistors divide 
the voltage evenly on the rectifier.  The 1 µF capacitor banks create a more constant 
output voltage.  The 10 Ω and 100 Ω resistors used are Ohmite resistors, AW100KE and 
AY101KE respectively.  The datasheet for the ASC capacitors and the specifications for 
the Ohmite resistors can be seen in the Appendix.   
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V. CONTROL DESIGN 
A. CONTROLLING CAPACITOR CHARGING 
The charging of the capacitor is regulated by controlling the switching of the 
IGBTs.  This control is performed by an FPGA which uses two control loops: an inner 
current control loop and an outer voltage control.  An added benefit of controlling the 
capacitor charging is that the FPGA is used to prevent devices in the converter from 
being damaged.  Discussion now turns to the hardware and software of the voltage and 
current control loops, beginning with the voltage control.  
1. Voltage Control 
The output voltage of the converter is reduced by a voltage divider by 100.  The 
output of the voltage divider is measured by a Tektronix P2500 High Voltage Differential 
Probe.  Because this probe requires high impedance at termination which is not present at 
the A/D Converter input, a unity gain inverting operational amplifier is used provide 
adequate termination impedance for the probe.  The output of the op amp is then 
connected to the A/D converter.  The op amp circuit is shown in Figure 10.  With a 
reduction by 100 in the voltage divider and an attenuation of approximately 52 in the 
probe, the amplification required to give accurate voltage is -5200.   
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Figure 10.   Operational Amplifier Circuit 
The desired charge voltage is sent from the firing and control board to the FPGA.  
More will be discussed concerning the firing and control board at a later point.  This 
desired voltage (the “V_Des” signal) is compared to the actual voltage measured by the 
high voltage probe (the “V_meas” signal).  The error signal is then sent through a PI 
controller, the output of this PI controller is the reference signal for the current controller 
(the “I_ref” signal).  The voltage control algorithm in Simulink/Xilinx environment is 
shown in Figure 11.   
 
Figure 11.   Voltage PI Control Block Diagram 
The accumulator is driven by the “Running” signal, a signal that keeps the converter on 
as long as there is no fault.  The error signal is sent out to feed-forward control, discussed 
in the next section.   
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2. Current Control 
The output of the voltage PI controller is a current reference added to a feed-
forward term with logic as follows.  When the converter is turned on, a feed-forward 
value is added to the current reference signal to accelerate the charging of the capacitor.  
When the converter reaches charge voltage, determined by comparing voltage error to 
zero, the feed-forward term is removed, and the current reference is reduced to a smaller 
value to compensate the losses due to leakage current in the thyristors at high voltage.  
The current PI controller is the same logic as the Voltage PI controller.  The current 
sensor is an LT 100-S SP30 current transformer (CT).  The gain on this CT was also 
verified by comparing Chipscope measurements and oscilloscope measurements, as with 
the voltage probe.  The datasheet for the LT 100-S SP30 can be seen in the Appendix.   
Figure 12 shows the overall voltage and current regulation computational 
algorithm with feed-forward logic.  The output of the current PI controller is the duty 
cycle that drives the on/off signal of the IGBTs.  While voltage regulation alone would be 
effective in achieving the desired charge voltage of the capacitors, regulating the current 
protects the diodes in the high voltage rectifier from exceeding their average current 
limitations.   
 
Figure 12.   Control Scheme with Current Feed-Forward Terms 
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B. FAULT PROTECTION LOGIC 
Fault protection logic is incorporated to ensure safe functionality of the device.  A 
voltage protection is included to prevent the charger from exceeding voltage thresholds.  
A current limiter is used to prevent damage to the secondary diode rectifier.  A time 
limiter is included to prevent the system from being on for longer than a desired time.  
Each of these protections shuts the converter off if a voltage, current, or time threshold is 
exceeded.  Each signal is driven by the converter being turned on, and are ANDed 
together.  Thus, the fault protection logic is active low.  If the converter is running and 
none of the thresholds are exceeded, then the protection circuits each output a one to the 
AND gate.  If one threshold is exceeded, the output of the protection logic goes low, and 
the “Running” signal that drives the converter goes low, and the converter shuts off.  A 
simplified block diagram of this logic is shown in Figure 13.  The three methods of 
protection are now discussed in detail.   
 
Figure 13.   Block Diagram of Fault Protection Logic 
1. Over Voltage Protection 
Over voltage protection is achieved with a simple comparison test.  The Xilinx 
blocks generating the code for this protection is are seen in Figure 14.   
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Figure 14.   Over Voltage Protection Xilinx Blocks 
The “on” signal sets an SR flip-flop, the output of which is ANDed with the on 
signal itself to ensure no false setting or resetting.  If the threshold voltage is exceeded 
then the flip-flop is reset, and the signal “OV_Protect” goes low.  This signal is then 
ANDed with the other protection signals, the output of which is the “Running” signal.  
The Out block labeled “U47 OV Protect” configures an output pin to a BNC port to as a 
test point to determine the fault source if the converter is shut off spuriously.   
The SR flip-flop used is not part of the Xilinx blockset and works as follows.  The 
output of the flip flop is a function of the current state and the inputs.  The inputs are the 
values for S and R, and the current state is either 0 or one.  For example, if the current 
state is 0 and the current value of the output is 0, and the input for S is 1 and R is 0, then 
the output will become 1, as seen above, and the next state will be state 1.  As long as the 
R input bit is not a 1, the output will remain a 1, and the current state will remain one.  
The truth table for the SR flip flop is shown in Table 2.  The SR inputs are under the 
columns S and R.  In a Mealy state machine the next state depends on the current state, 
and the column “state” indicates the value of the current state.  The next state of the state 
machine equals the output.  This same flip flop is implemented throughout the converter 





S R State Output
0 0 0 0
0 0 1 1
0 1 0 0
0 1 1 0
1 0 0 1
1 0 1 1
1 1 0 0
1 1 1 0
Table 2.   Truth Table for SR Flip Flop 
2. Over Current Protection 
Over current protection is implemented in a similar manner as the over voltage 
protection.  The measured current value is compared to a threshold, and if the threshold is 
exceeded, the converter shuts off.  Again, this logic is active low.  The Xilinx block 
configuration that generates the code is seen in Figure 15.  Note the similar configuration 
to the over voltage protection.   
 
Figure 15.   Over Current Protection Xilinx Blocks 
3. Timer Shut Off 
The switching of IGBTs generates a great deal of heat.  The charging of the high 
voltage capacitor is completed quickly enough that overheating of the devices is 
generally not an issue.  However, if the device were to be left on for an extended period 
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of time, the IGBTs would heat up to an undesirable temperature.  To prevent this, a time 
limiter is implemented in the software.  This timer shut off is implemented similarly to 
the voltage and current protection.  A counter is started when the converter at the rising 
edge of an on pulse, which also sets an SR flip flop.  With a 24 MHz clock (the FPGA 
clock), the counter counts to 24000000 in one second.  With timer is set for five minutes, 
and 60sec 240000005min
1min 1sec
cycles⎛ ⎞⎛ ⎞⎜ ⎟⎜ ⎟⎝ ⎠⎝ ⎠ =7200000000, the converter will shut off after 
7200000000 clock cycles.  Five minutes is a safe time preventing the IBGTs from 
overheating 
 
Figure 16.   Timer Shut Off Xilinx Blocks 
C. FIRING AND CHARGING CONTROL   
A high level control mechanism in the Xilinx FPGA allows integration of 
charging and firing control.  Control software is integrated in order to control turning the 
converter to begin charging; shutting off the converter to stop charging, and firing the 
capacitor.  This control also uses a Xilinx Spartan III FPGA development board as a 
control panel for the user (now referred to as the Spartan board).  The software used in 
the firing and charger control had been previously developed at NPS.  This software can 
be divided into three sections; the first being the input from the Spartan board to the 
converter control board (now referred to as the Virtex board), the output from the Virtex 
board to the Spartan board; and the control software on the Spartan board.  The Spartan 
board and the Virtex board are connected by fiber optic cable, to electrically isolate the 
operator from the high voltage equipment.   
 28
 
Figure 17.   Fire and Control Input Software 
Figure 17 shows the software decoding the input signal from the Spartan board to 
the Virtex board.  The serial signal comes into the Virtex on pin R50, and is converted in 
the subsystem “Charge Value/Pulse Receive.”  The output of this subsystem has three 
values: gain, gain1 and gain2.  The signal “gain” is the desired voltage signal selected by 
the user from the Spartan board.  This value sent from the Spartan is multiplied by ten to 
reduce the size of the word containing the desired voltage value sent to the Virtex board.  
The signal is then sent to the voltage PI controller.   
The signal “gain1” contains two possible values sent in the same word.  One 
value (111) turns the charger on, and the other value (333) turns the charger off.  On the 
Spartan board, two push buttons are set up as a charge button (or converter on) and an off 
(converter off) button.  These two values are sent to the subsystem “Latch” to de-bounce 
and latch the pushing of the buttons, i.e. when the on button is on, the signal “on” stays 
on.   
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The signal “gain2” contains the word with the value (222) to fire the capacitor.  
This signal is sent out from the Spartan board, to the Virtex board, and from the Virtex 
board, by way of the U46 pin, to a thyristor gate driver circuit.  The thyristor gate driver 
circuit controls thyristors that block the discharge of the capacitors.   
The measured voltage across the capacitors is sent to the Spartan board by the 
software shown in Figure 18.  The subsystem “Display Hold” holds the value of the 
capacitor voltage that is then divided by ten to enabling a transferable 12 bit word size to 
the Spartan board.  The value is then displayed on the Spartan board.  The subsystem 
“Serial_Encoder” serializes the voltage value sent to the Spartan board.    
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VI. RESULTS AND ANALYSIS 
A. PROOF OF WORKING CONVERTER 
The metric for a working converter is as follows.  Acceptable voltage controller 
performance is charging of the high voltage capacitor to the desired voltage within 5% 
error.  Acceptable current controller performance maintains the current at an average 
value below the acceptable value for the high voltage diode string.  In addition, when the 
feed forward term is changed when the target voltage is reached the feed forward logic is 
working properly.   
Transformer boosting is verified by comparing secondary and primary current 
waveforms.  The boosting ratio of the transformer in the working converter is at or very 
near the boosting ratio determined in IV.B.   
Proper fault protection occurs when the charger shuts off when reaching the 
threshold for voltage protection.  The test point BNC is checked to see if the pin 
corresponding to the fault goes low.  Correct operation of the current protection was 
determined in the same manner as the voltage protection.   
The voltage controller reached a voltage of 8850 V when set to 9000 V, an error 
of only 1.7%, within the acceptable error range.  The current controller maintains the 
average value of the current at approximately 220 mA during charging.  The timer, over 
voltage, and over current fault protection each shut the charger off when thresholds were 
exceeded, shown by the test point BNCs.   
B. CONVERTER WAVEFORMS 
After the charger was determined working, measurements were taken to verify the 
converter’s operation.  Measurements were taken with an Agilent Infiniium 2.25 GHz 
oscilloscope.  The data was then loaded and plotted in Matlab.   
Figure 19 shows the capacitor step response for a desired voltage of 900 V.  The 
capacitor was charged to higher voltages, but charging to 900 V is sufficient to show the 
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functionality of the capacitor charger and allows primary and secondary voltage and 
current measurements.  Because of the feed forward control term added to the current 
reference, this step response has a linear appearance.  The instant at which the feed 
forward term is removed is the point where the voltage suddenly flattens out, i.e. the 
capacitor reaches charge voltage.   
 
Figure 19.   Capacitor Step Response 
The primary and secondary current waveforms are also of interest.  The two 
measurements taken were at the instant the converter was turned on and after the 
capacitor reached desired charge voltage.  The measurement for the primary current was 
made at the output of the VSI with a current transformer (CT).  The measurement for the 
secondary current was made at the output of the transformer, made with a different CT.  
Figure 20 shows four complete cycles of the primary current at the instant when the 
converter is turned on.   
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Figure 20.   Primary Current at Startup 
The secondary current was measured on the same charging cycle startup as the 
primary current measurement.  Figure 21 shows the same cycles on the secondary current 
as the primary cycles in Figure 20.  The max peak current value in the primary current in 
Figure 20 is 28.48 A.  The max peak current value in the secondary current in Figure 21 
is 2.33 A.  The transformer is bucking the current by a factor of 12.2.  The frequency of 
the switching period can be measured at 4 kHz.  Note that the converter is operating in 
discontinuous conduction mode.   
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Figure 21.   Secondary Current at Startup 
After reaching the target voltage, the feed forward term on the current controller 
is removed, and the peaks of the current pulses drop considerably.  The current pulses are 
still present, fighting the leakage current of the thyristors, maintaining the desired voltage 
across the capacitor.  The peak current in Figure 22 is 5.21 A, and in Figure 23 the peak 












Figure 22.   Primary Current After Reaching Target Voltage 
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Figure 23.   Secondary Current After Reaching Target Voltage 
Converter voltage waveforms also bear relevance at this point.  Measurements 
were taken at the same time as the current waveforms; at startup and after reaching 
charge voltage.  Voltage measurements were taken with an additional Tektronix P2500 
High Voltage Probe and measured on an Agilent Infiniium 2.25 GHz oscilloscope.  
Because of the configuration of the converter, it is not possible to take primary voltage 
measurements.  The secondary voltage at startup and after charging is complete can be 
seen in Figure 24 and Figure 21 respectively.  Note that the voltage at the output of the 
transformer starts at a much lower voltage than the DC bus voltage multiplied by the 
turns ratio.  The capacitors in the high voltage doubler rectifier are charging up to half of 
the desired output voltage.   
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Figure 24.   Secondary Voltage Waveform at Startup 
Figure 24 shows the secondary voltage at startup measured at the output of the 
transformer.  When an IGBT in the H-Bridge turns on, the capacitors in the high voltage 
doubler rectifier begin to charge.  The voltage peaks get larger as the capacitor charges on 
both the negative and positive pulses.  When the IGBT turns off, there is an LC 
oscillation due to the parasitic capacitance in the string of diodes and the inductance in 
the secondary of the transformer.  This oscillation decays to zero before an IGBT is 
switched on again.   
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Figure 25.   Secondary Voltage After Charging Complete 
Figure 25 shows the secondary voltage at the output of the transformer after 
charging is complete.  On the positive pulse the voltage goes to approximately 580 V.  
On the negative pulse the voltage peaks at -300 V.  The difference between these two 
values is approximately the desired charge voltage of 900 V.  The oscillation after the 
switch turns off is caused by the LC circuit created by the inductance of the secondary 
transformer windings and the parasitic capacitance in the diodes when blocking current.  
This oscillation dies out before the converter is switched on again.   
C. WAVEFORM COMPARISON (SIMULATION/ACTUAL) 
Comparing the simulated waveforms to the actual waveforms collected illustrates 
the usefulness of physics based modeling in design.  The main goal of using the 
simulation was to select parts, predict operation, and tune the converter controller.   
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The simulation used is discussed in III.B.  One important change is made 
regarding current measurement.  The Hall Effect sensor used to measure the primary 
current has a limited bandwidth; the A/D converter also samples and holds the value of 
the current.  These characteristics affected the control calculations a great deal.  To 
account for these non-linearities, additional elements were added to the simulation.  A 
low pass filter was added to the current measurement to account for bandwidth 
limitations.  A transport delay was added to simulate the sample and hold of the A/D 
converter.   
 
Figure 26.   Primary Current Comparison at Startup  
Figure 26 shows the comparison between the primary current in the hardware and 
the primary current in the simulation at startup.  At first glance the waveforms seem quite 
similar.  Note that there is some difference in the peaks of the current pulses.  Peak value 
for the hardware is 28.48 A.  The peak (not including the initial starting peak) in the 
simulation current waveforms is 31.43 A, an error of about 10%.   
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Figure 27.   Secondary Current Comparison at Startup 
Figure 27 shows a comparison of the secondary currents at startup.  The peak 
value for the simulation current is 2.57 A.  The peak value in the hardware is 2.33 A; 





Figure 28.   Capacitor Charging Comparison 
Figure 28 shows a comparison between the actual capacitor charging and the 
simulation capacitor charging.  Note the difference in time between the two capacitors.  
The actual capacitor charges in about 9.7 seconds, where the simulation capacitor charges 
in about 6.7 seconds.  This difference is due to the higher current peaks in simulation than 
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VII. CONCLUSIONS AND SUGGESTIONS 
A. CONCLUSIONS 
The power supply was tested to a voltage of 8850 V.  This is an error of 1.7% 
from a desired voltage set point of 9000 V, within the acceptable range or error presented 
in the metric.  It may be possible that higher voltages can be reached with this charger.  
However, the lifetime of the capacitor declines exponentially as the voltage approaches 
11 kV.  Thus reaching a charge voltage near 9000 V suffices for the current railgun 
program.   
Successful charger operation demonstrates the benefit of designing and 
constructing a capacitor charger with the aid of simulation.  The charger successfully and 
repeatedly charges a high voltage capacitor to desired voltages.   
B. SUGGESTIONS FOR FURTHER RESEARCH 
A wide variety of possibilities exist for further research in railgun power supplies.  
Limiting the suggestions to this configuration of solid state power supply is necessary for 
an effective focus of this thesis.   
Further research on the charging supply controller can be done to tune the PI 
controller gains to an optimal selection across all desired voltages.  There is opportunity 
to research accurate high voltage sensing and measurements for this application.  In the 
area of sensor research, reducing the number of sensors (getting the voltage observer 
working) is a definite area of research possibility.  Redesigning the charger supply to size 
and performance is an additional area of research.  Additional study in the area of power 
converter simulation is an effective study that can better aid in examining changes to 
converter design.   
 44








This appendix contains the data sheets for major components used in the capacitor 
charger.  The LPT40 is the power supply for the IGBT gate drivers, the Virtex2 control 








The Ametherm Circuit Protection Thermistors are placed in the AC 208 Vrms 




The SEMISTACK SEMITEACH is a three phase rectifier and inverter.  This 




This LEM Current Transducer is used to measure the primary current in the 








The Ohmite Supermox and Dale RS-10 high wattage resistors are used in the 










The LM 411CN is the Operational Amplifier used in voltage divider and voltage 







The Arnold Powdered core is used to create the external leakage inductance to 
































This information is for the Ohmite resistors; the 10Ω and the 100Ω in the high 
voltage doubler rectifier circuit.   
 
Technical/Catalog Information AW101KE 
Vendor Ohmite 
Category Resistors 
Mounting Type Through Hole 
Package Name Radial 
Resistance 100.00 Ohms [Typ] 
Resistance Tolerance ±10% 
Power 2.50 W [Max] 
Working Voltage 1500.000 V [Max] 
Diameter 13.0000 mm [Typ] 
Length 20.000 mm [Typ] 
Packaging Bulk 
Energy 400.000 J [Max] 
T081 Catalog Page 1696 [Nom] 
Height 22.000 mm [Typ] 
D 13.000 mm [Typ] 
H 22.000 mm [Typ] 
L 20.000 mm [Typ] 
S 17.500 mm [Typ] 
Lead Free Status Lead Free 
RoHS Status RoHS Compliant 












Technical/Catalog Information AW100KE 
Vendor Ohmite 
Category Resistors 
Mounting Type Through Hole 
Package Name Radial 
Resistance 10.00 Ohms [Typ] 
Resistance Tolerance ±10% 
Power 2.50 W [Max] 
Working Voltage 1500.000 V [Max] 
Diameter 13.0000 mm [Typ] 
Length 20.000 mm [Typ] 
Packaging Bulk 
Energy 400.000 J [Max] 
T081 Catalog Page 0 [Nom] 
Height 22.000 mm [Typ] 
D 13.000 mm [Typ] 
H 22.000 mm [Typ] 
L 20.000 mm [Typ] 
S 17.500 mm [Typ] 
Lead Free Status Lead Free 
RoHS Status RoHS Compliant 
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